

09544.051804 108150 TT245660 100




FIG. 1




FIG. 2

System Card Interconnect




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7.

801

Bit field	R/W	Default	Function
0	R/W	0	SC Master state
31:2	R/w	0x0000000	Reserved

FIG. 8A

SC Master Register

802

Bit field	R/W	Default	Function
0	R	0	SC0 present
1	R	0	SC1 present
n	R	0	SCn present
31:n+1	R	0x0000000	Reserved

FIG. 8B

SC Slot Presence Register

803

Bit field	Host R/W	Default	Function
7:0	R/w	0x00	Software specified
31:8	R	0x000000	Reserved

FIG. 8C

Am master Write Register

804

Bit field	Host R/W	Default	Function
7:0	R	0x00	RSC . . AM state (software specified)
31:8	R	0x000000	Reserved

FIG. 8D

Am master Read Register

805
806
807

Bit field	Host R/W	Default	Function
0	W/R	0x0	AM Receive Data Interrupt
1	R	0x000000	AM Reset Interrupt (RSC has been reset)
2	R	0x000000	AM Slot Change Interrupt (RSC inserted or extracted)
31:8	R	0x0000000	Reserved

FIG. 8E

AM Interrupt Status Register




FIG. 9 Availability Manager (AM)
 Software Hierarchy





Fig. 10

$$C = SN, PM, TH$$

$p = WD, CM, SM$



$$R_n = CM, SM$$

FIG. 11

095474.091001




FIG. 12